

* Peripheral / computer connections & Interrupt *

- * I/O device & computer interaction
- * bootstrapping → RAM → operating system load when computer is turned on. (ROM → program in memory)

* ADD AX, BX

↓
opcode & operand in binary form

→ up & memory is connected to understand what does it mean by the opcode.

→ data transfer speed is important here.

→ memory → which instruction to perform

instruction ALU ←

CPU — memory

↑ ↑
peripheral adapter / I/O device

↓
peripherals

Data Highway

→ data bus → more data lines - more fast transfer

→ Address bus → kisi device ko jodo ke liye connect.


If you want to connect with keyboard, then the address of keyboard is passed.

16 bit address → 2^{16} addresses.

(logical addresses).

→ control bus → status, timing signals.

Peripheral Adapter reg.



All reg in peripheral module →

address comparator → if (main address & module address compare).

82C55 → 60-63H

match ✓ → module active via chip select

control logic → device active hai nahi hai,


* control reg $\rightarrow$ interrupt / receive / transmit.

status " $\rightarrow$ I/O module or status.

0 $\rightarrow$ data receive ready or ready for


1 $\rightarrow$ " error or error

error / transmission complete /
buffer overflow error.



error 0/1 $\rightarrow$ "flags"

Data reg. $\rightarrow$ holds a value temporarily.



will check
from here
(if mp data
present then
ready or error)

output data ready $\rightarrow$ data reg. or value available
or

avail $\checkmark \rightarrow$ 0/1

computer I/O operation :

- * programmed I/O
- * Interrupt.

Programmed I/O :

up $\longleftrightarrow$ external device

↓
through I/O module / peripheral adapter.

output $\rightarrow$ status reg check

data reg available কিনা

up $\rightarrow$ gives opp to data reg.

avail / সংগ্রহ না থাকলে wait

up input
নিউ করে

Input $\rightarrow$ I/O module এ data available আছে কিনা.

I/O

↑

up

I/O

↓

I/O

$\rightarrow$ poll করে buffer এ value
আছে নাকি check &
sets priority to take i/p.


$\rightarrow$ polling.

Ex :

OUT data AL

IN AL, status

Transfer → output (नयाँ) (भण्डार) (CPU → I/O)
 Receive → I/P (अपडेट) (I/O → CPU).



status equ 0FF H

data equ 0FE H

check : IN AL, status.

TEST AL, 1H

JZ check.

MOV AL, chan.

OUT data, AL.

bitwise AND

zero flag

नियंत्रण

only

(AL update होता है)

→ status reg check

→ ~~same~~ Test

Trans ready bit?

ZF → 00

Trans Ready.


* For receive (Read ready) → TEST AL, 02 H.

TEST AL, 02 H

JZ check


~~MOV AL, chan~~

IN AL, data



I/O

Programmed I/O.



status reg. read $\rightarrow$ I/O mod $\rightarrow$ CPU
 ready or not.
 ready $\checkmark \rightarrow$ data reg (I/O mod) $\rightarrow$ CPU

up has to wait at this time while checking that if data reg. has value.

Then, CPU $\rightarrow$ memory




disadv : as every step of CPU involved, it's time consuming

$\rightarrow$ solⁿ : Interrupt.


Interrupt :

I/O detect event $\rightarrow$ up stop normal inst execution.



up speed $\uparrow$
 I/O device speed $\downarrow$

* printer or (any) data next to be pass $\rightarrow$ interrupt is send



* Interrupt run शत

↳ block of codes of that int.

↳ interrupt service procedure

keyboard →

col sel

row sel

key detect

decode key

print / mem to send

interrupt service
proc. of
keyboard.

~~starting address~~

* २० interrupt वर्ग, ~~उत्तर~~ block of codes ~~२२~~
are written in interrupt vector table.

* CS → 16 bits
offset → 16 bits $\rangle$ address = $(CS \times 10) + \text{offset}$.

If CS = 1024 offset 0100

CS	{	10	1B
		24	1B
offset	{	01	1B
		00	1B

4B

* 256 different 4B - interrupt vectors.


* 1st 32 interrupt vectors $\rightarrow$ Intel reserves. (0 - 31)

* User $\rightarrow$ 224 (32 - 255)

* Type 0 $\rightarrow$ divide error

* Type 1 $\rightarrow$ single - stop or trap
(Trap bit $\rightarrow$ set 2nd)


(when we want to debug each line of code individually)



(line by line $\rightarrow$ codes will be checked).

* Type 2 $\rightarrow$ highest priority int
Non-maskable int.

✓
এর সংকেত বাকি দিলেই এই interrupt
এর সংকেত বসবে।



INTR $\rightarrow$ normal int

INTA $\rightarrow$ int ack.

Type 3 $\rightarrow$ breakpoint of program

(1B inst)

(এই সর্বক run করে debugger তার শেষ,
then debugger যদি বর্তন next line
execute করে, then বসবে)

Type 4 $\rightarrow$ overflow

MOV AL, 255
ADD AL, 1.

Flag reg $\rightarrow$ OF = 1 $\rightarrow$ overflow int will be called.

OF & TF will be used.

Type 5 $\rightarrow$ bound.

100 < x < 200
16 bit $\leftarrow$ x $\rightarrow$ 99 $\rightarrow$ int
x = 20 $\rightarrow$ int } as boundary to 200

BOUND AX, DATA (8 bit), memory addr.

DATA	01	} higher limit (16 bit)
n + 1	12	
n + 2	23	} lower " (16 bit)
n + 3	44	

$0112 < AX \rightarrow$ if not then type 5 int call.


$0112 < AX < 2344 \rightarrow$ if AX boundary, then Type 5 int.

Interrupt inst :

- s/w generated.
- Bound, INTO, INT n, INT3, IRET.
- INT n $\rightarrow$ Type কোনটা



Ex : INT 5 $\rightarrow$ 5 no. INT (Type 5).

$5 \times 4 = 20 \rightarrow 14H \leftarrow$ starting address of type 5 intr's vector table



বাহ্যিক প্রকার int $\rightarrow$ INTR (active high)
NMI (" ")
INTA $\rightarrow$ int ack : (active low).

* NMI :



- ip ফুরানো int. আসলে
- ততক্ষণ 1 থাকলে ip int এর কাজ (কিছু) না করে
- IRET আসলে 0, in NMI
- NMI $\rightarrow$ parity error power failure.

INTR : keyboard, scanner multiple int
ଆସାତ ମାତ୍ର ।




INTR $\rightarrow$ 1 ହେଲେ 72 pin disable.

ଅନ୍ୟାନ୍ୟ int ଆସାତ ମାତ୍ର ନା ।

cpu will work with the int until
it gets IRET ; then INTR will
be enabled.

how to disable/enable : TF & IF.
(trap) (interrupt).

PIC $\rightarrow$ Programmable int. controller.




256 int^s $\rightarrow$ 2^8 $\rightarrow$ 8 bit फाय int
दिनांक ।

ack प्राप्त
मार्फत प्रश्न
cpu free to
handle int.

If step 4 में, data = 5. $\rightarrow$ 00000101


Type 5 int.

($5 \times 4 = 20_{10} = 14H$)



INTR को 0
कराव & अन्य
int. handle
कराव.

int vector
table में
address



1) up executing inst^s

2) INT અસર

3) CS, offset value, Flag reg. ના value stack ના store કરાશે


IF = 0
TF = 0

then અન્ય તમાના int નિર્ણય ના

after executing int (IRET ખાતે), IF = 1
TF = 1


STI → set int

CLI → clear int




Priority Interrupt :


Using P. encoder




high data transfer → more priority



- 1) IREQ OR → CPU → INT (interrupt आउटपुट)
- 2) IREQ all → Priority encoder.



Using Daisy chain



1) priority ↑ → lock प्र उपर dependent.
highest priority मार → लावई एव
ack नाही.

2) कत कस/कत ना माल

Nested

→ एक interrupt → is interrupted by a higher priority interrupt.

Prio → A > B > C → main



main → int C → C → done → main → int B → B → int A → A → done → B → done → main

Example :

A, B, C, D → devices.

↓ ↓ ↓ ↓
1 2 3 4

1 → high priority.



A < B < C < D


Part 2 → Cook & White (Book)

Block Data Transfer :

- high speed data transfer এর ক্ষেত্রে
- peripherals সাধারণ speed, আর CPU এর (high) speed এর সমস্যা
- memory ↔ I/O device → As per step এ CPU involved that's a problem

↓ soln
DMA where CPU isn't involved.
these two are directly connected.

- DMA controller :



only arithmetic logic এর কাজ

bus এর control

থাকবে তখন DMA cont. এর কাজ।

concept :

- I/O device mem থেকে data শোখার কাজে চলে।
- bus এর control DMA unit gain করে।


this action of taking over the bus is called

cycle stealing

- release the bus after I/O does the task

cpu - storage → transfer


• SCSI (small comp. system interface)



send data from protocol ATG2

8 devices can be supported by SCSI bus.

printer





2 side print / logical subunit
1 side

logics

- each device → 8 logical unit
(logical unit number)


- each log. unit → 8 subunits.

SCSI :



initiator এর command wise কাজ করে

- * multiple init & multiple Target থাকতে পারে
- * 8 bit bidirectional bus.
- optional parity (error check).




SCSI controller

(it will control to take the control of bus by initiator)


Host bus adapter

(bus এর control করা থাকে → অন্যদিক তখন disable)


one init
one target



one init
multiple target



mul. init
target



2 or 3 storage system → used by 10-15 computers.

→ multiple initiator, multiple target.


byte wise data transfer $\rightarrow$ SCSI protocol
 (2 bit at each time wise)
 (Initiator & Target)



Protocol for SCSI bus:

Phase 1 : Arbitration

$\rightarrow$ initiator $\rightarrow$ target



Phase 2 : select target

3 : Info. transfer.

4 : Bus free. (target release busy signal).

5 : Reselection.

10 B data transfer
 (2 line $\rightarrow$ 1 B data transfer)

Target reselects the initiator as 9 B are still remaining to send.

Bus control still initiator $\rightarrow$ target


- * data transfer ar pr proper
- क्षणावधि store (Task Time).
- * arbitration time at n sec.
(bus ar control krna)

Ques 1 : Mathematical Problem : 1


data transfer time = 1.7 sec.

arbi + sel / reset time = 2.9 sec.

	Init.	Target	arbi	Task Time
①	2	1	4	8.4
②	1	3	5.1	5
③	1	2	6.4	5.8
④	1	3	8	3.5
	2	2	8.2	4.9



⑤



operation perform करा
गा ।




but if Target is busy.
then (अ) initiator को
queue में राखा ।

Problem 2


D. T. $\tau = 2$ sec.

arbit + set/reset $t = 1$ s.




init	Target	arbit	Tack
2	3	1	10
1	2	3	8
1	3	6	4
3	1	8	20
3	3	12	9





Target 3's queue :






15 ⑤ 3 → 3 → 15
 Queue the value 15 and 3, 1 → 3
 and 3 and 15 are 15.
 then, 3 → 3 and 15 are 15.







(after) 14th sec :




(after) 21st sec :




after 14th : pop Queue (1) ①.



after 17 For ⑤ → ⑤ ,




after 2nd sec : pop 1(3) from Queue




⑤

Init	Target
3	2

after 14th



for 1⑤ to T②,




both $\rightarrow$ synchronous.
($\uparrow \rightarrow \downarrow \rightarrow$ clk same).

Parallel to Serial Interface :

Scenario : printer $\rightarrow$ 1 bit data (नया)

up $\rightarrow$ 8


so, interfacing needed.




Serial to Parallel :

Scanner $\rightarrow$ 1 bit data (नया)


1) Serial I/P 1



2)



after 8 clk pulse :




Asynchronous :

Keyboard data मारीले कम्प्युटर मर next
char मारव $\rightarrow$ not equal

idle $\rightarrow$ mark (1) $\rightarrow$ signal line $\rightarrow$ 11.

keyboard $\rightarrow$ value (1010101),

start bit / space / 0 in start line.



* S & R $\rightarrow$ not synchronized at char. level.

disadv :

$\rightarrow$ অনেক bits (start/stop ...) ; clk pulse $\uparrow$

$\rightarrow$ সহজে error খুঁজে পাওয়া যায়.

$\rightarrow$ Solⁿ : Synchronous Trans.

ck + data signal.


আলাদা protocols

one of them

HDLC

(high level data link control)

HDLC format :



HDLC $\rightarrow$ disadv:

data/info $\rightarrow$... 01111110

closing যাতে মনে থাকে

Bit stuffing

if data to 01111110 আসে, then

0111111X

0 দিয়ে stuff.

⑤ info given
transmit কিভাবে করতে হবে।

⑥ receiver $\rightarrow$ given
original data কি?

org $\rightarrow$ 0111111010111110


$\downarrow$

0111111010111110


stuffed bit.

RS232 standard :

computer to computer connection, we need modem.



* all pc uses it's own modem.



- DT. ready
- 1) Data Terminal Ready.
 - 2) " set "
 - 3) Ring indicator $\rightarrow$ normally 1
 $0 \rightarrow$ communication start try start (some PC)
 (PC2 start request आसना)
 - 4) If PC1 free $\rightarrow$ ATA
 - 5) PC1 to PC2 connect via modems.
 - 6) CD $\rightarrow$ carrier detect.
 - 7) $\left\{ \begin{array}{l} \text{RTS} \rightarrow \text{req. to send. (PC2 data send करे.)} \\ \text{CTS} \rightarrow \text{clear " " (done)} \end{array} \right.$
 active low.
 $= 0$